DocumentCode :
2147011
Title :
Reliability improvement study of a build-up wire bonding EBGA package using eight-layer 0.13 /spl mu/m copper silicon technology
Author :
Yang, Liyu ; King, Carl ; Peng, Ryan ; Gelvin, Eric
Author_Institution :
Intel Corp., Folsom, CA
fYear :
0
fDate :
0-0 0
Abstract :
In this paper, the authors discuss the die cracking/thin film delamination failures seen in 8-layer 0.13 mum silicon during the development of an EBGA package with 45 mm times 45 mm body size. The die size was 15.2 mm per side with over 1400 wire bonded pads. The large package body size and die size provided both manufacturing and reliability challenges. It was pointed out that, due to the large die size and complex 8-layer metal silicon process used, the reliability performance heavily relies on the optimization of the wafer sawing process, and stress distributed on the silicon, thin film adhesion, test conditions and assembly variations. Failure analysis demonstrated that cracks initiated from the die edge and then propagated through the interface of M1/silicon interfaces, at certain point, the cracks turn to the surface shown as die cracking. The experimental result showed optimized dual step cut wafer sawing can significantly reduce the risks of die cracking/thin film delamination, the failure rate can be reduced from ~30% to ~5%. It was also observed that units from various lots are performing significantly different during the reliability testing. Finite element study also showed low stress encapsulation materials helps reduce the tensile stress applied on the die edge, and reduce the risk for die cracking. In the future, additional research will be carried out to understand if the metal density in the scribe is playing a significant role, how the cracks initiated and propagated at what steps
Keywords :
adhesion; ball grid arrays; copper; cracks; encapsulation; failure analysis; finite element analysis; lead bonding; reliability; silicon; 0.13 micron; 15.2 micron; Cu; EBGA package; Ml/silicon interfaces; Si; copper silicon technology; die cracking; failure analysis; reliability testing; stress encapsulation materials; thin film adhesion; thin film delamination failures; wafer sawing process; wire bonded pad; wire bonding; Bonding; Copper; Delamination; Packaging; Sawing; Semiconductor thin films; Silicon; Tensile stress; Testing; Wire;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Electronic Components and Technology Conference, 2006. Proceedings. 56th
Conference_Location :
San Diego, CA
ISSN :
0569-5503
Print_ISBN :
1-4244-0152-6
Type :
conf
DOI :
10.1109/ECTC.2006.1645919
Filename :
1645919
Link To Document :
بازگشت