DocumentCode
2201393
Title
MPEG-2 video decompression on a multiprocessing VLIW microprocessor
Author
Sriram, P. ; Sudharsanan, S. ; Gulati, A.
Author_Institution
Sun Microsyst. Inc., Palo Alto, CA, USA
fYear
2000
fDate
13-15 June 2000
Firstpage
384
Lastpage
385
Abstract
The compression and decompression of MPEG-2 video play a major role in entertainment delivery devices. This paper investigates software MPEG-2 video decoding on a multiprocessing microprocessor, MAJC-5200. MAJC (microprocessor architecture for Java computing), is a very long instruction word (VLIW) processor with an instruction set geared towards multimedia computing. We describe the microprocessor and show that less than 50% of a single CPU out of the available true processors is sufficient for decoding 4 Mb/s video sequences.
Keywords
Java; code standards; data compression; decoding; instruction sets; multimedia computing; multiprocessing systems; telecommunication standards; video coding; 4 Mbit/s; CPU; MAJC-5200; MPEG-2 video decompression; entertainment delivery devices; instruction set; microprocessor architecture for Java computing; multimedia computing; multiprocessing VLIW microprocessor; software MPEG-2 video decoding; very long instruction word processor; video compression; video sequences; Computer aided instruction; Computer architecture; Decoding; Java; Microprocessors; Multimedia computing; Transform coding; VLIW; Video compression; Video sequences;
fLanguage
English
Publisher
ieee
Conference_Titel
Consumer Electronics, 2000. ICCE. 2000 Digest of Technical Papers. International Conference on
Conference_Location
Los Angles, CA, USA
Print_ISBN
0-7803-6301-9
Type
conf
DOI
10.1109/ICCE.2000.854696
Filename
854696
Link To Document