• DocumentCode
    2270816
  • Title

    Automatic TLM generation for C-Based MPSoC design

  • Author

    Lo, Lucky Lo Chi Yu ; Abdi, Samar

  • Author_Institution
    UC Irvine, Irvine
  • fYear
    2007
  • fDate
    7-9 Nov. 2007
  • Firstpage
    29
  • Lastpage
    36
  • Abstract
    This paper presents a tool for automatic generation of transaction level models (TLMs)for MPSoC designs using only C-code and graphical capture. The MPSoC platform is captured as a graphical net-list of components, busses and bridge elements. The application is captured as C processes mapped to the platform components. Once the platform is decided, a set of transaction level communication APIs is automatically generated for each process. After the C code is input, an executable SystemC TLM of the design is automatically generated using our tool. This TLM can be executed using standard SystemC simulators for early functional verification of the design. Although, several TLM styles and standards have been proposed in the past, our approach differs in the fact that the designers do not need to understand the underlying SystemC code or TLM modeling style to verify that their application executes on the selected platform. Moreover, the platform can be easily modified and a new TLM for that platform can be automatically generated. Our experimental results demonstrate that for large industrial applications such as MP3 decoder and H.264, high-speed TLMs can be generated for a wide variety of platforms in a few seconds.
  • Keywords
    application program interfaces; automatic programming; decoding; hardware description languages; multiprocessing systems; system-on-chip; API; C-based MPSoC design; C-code; H.264; MP3 decoder; SystemC simulator; graphical net-list; transaction level model; Application software; Bridges; Code standards; Computer applications; Computer architecture; Concurrent computing; Decoding; Digital audio players; Embedded computing; Microarchitecture;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    High Level Design Validation and Test Workshop, 2007. HLVDT 2007. IEEE International
  • Conference_Location
    Irvine, CA
  • ISSN
    1552-6674
  • Print_ISBN
    978-1-4244-1480-2
  • Type

    conf

  • DOI
    10.1109/HLDVT.2007.4392781
  • Filename
    4392781