Title :
Techniques to reduce data volume and application time for transition test
Author :
Liu, Xiao ; Hsiao, Michael ; Chakravarti, S. ; Thadikaran, Paul J.
Abstract :
Scan based transition tests are added to improve the detection of IC speed failures using scan tests. Empirical data suggests that both data volume and application time for transition test will increase dramatically. Techniques to address this problem, for a class of transition tests called "enhanced transition tests", are proposed. The first technique, which combines the ATE repeat capability and the notion of transition test chains, reduces test data volume by 46.5%, when compared with transition tests computed by a commercial transition test ATPG tool. The test application time could increase or decrease. To address the test time issue, exchange scan, a new DFT technique, is proposed. Exchange scan reduces both data volume and application time by 46.5%. These techniques rely on the use of hold scan cells and highlight the effectiveness of hold-scan design to address test time and test data volume issues.
Keywords :
automatic test equipment; automatic test pattern generation; design for testability; integrated circuit testing; ATE repeat capability; IC speed failure detection; data volume reduction; enhanced transition tests; exchange scan DFT technique; hold scan cells; hold-scan design; scan based transition tests; scan tests; test application time reduction; transition test ATPG tool; transition test chains; Application software; Automatic test pattern generation; Circuit faults; Circuit testing; Clocks; Delay; Design for testability; Geometry; Latches; Microprocessors;
Conference_Titel :
Test Conference, 2002. Proceedings. International
Print_ISBN :
0-7803-7542-4
DOI :
10.1109/TEST.2002.1041854