SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers

In this paper we present SOC-NLNA, a systematic synthesis methodology for fully integrated narrow-band CMOS low noise amplifiers (LNA) in high performance system-on-chip (SoC) designs. SOC-NLNA is based on deterministic numerical nonlinear optimization and the normal boundary intersection (NBI) method for Pareto optimization. To enable SoC integration, we simultaneously optimize both devices and passive components to yield integrated inductor values that are significantly less than those generated by traditional design techniques. When the synthesized LNAs are simulated, using Cadence SpectreRF, SOC-NLNA yields up to 35 and 58 percent improvement in noise figure and gain. Leveraging the efficiency of our methodology, we are able to generate the Pareto surfaces between LNA performance metrics in seconds