DocumentCode :
2518586
Title :
Improving locality using loop and data transformations in an integrated framework
Author :
Kandemir, M. ; Choudhary, A. ; Ramanujam, J. ; Banerjee, P.
Author_Institution :
Dept. of Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL, USA
fYear :
1998
fDate :
30 Nov-2 Dec 1998
Firstpage :
285
Lastpage :
296
Abstract :
This paper presents a new integrated compiler framework for improving the cache performance of scientific applications. In addition to applying loop transformations, the method includes data layout optimizations, i.e., those that change the memory layouts of data structures (arrays in this case). A key characteristic of this approach is that loop transformations are used to improve temporal locality while data layout optimizations are used to improve spatial locality. This optimization framework was used with sixteen loop nests from several benchmarks and math libraries, and the performance was measured using a cache simulator in addition to using a single node of the SGI Origin 2000 distributed-shared-memory machine for measuring actual execution times. The results demonstrate that this approach is very effective in improving locality and outperforms current solutions that use either loop or data transformations alone. We expect that our solution will also enable better register usage due to increased temporal locality in the innermost loop, and that it will help in eliminating false-sharing on multiprocessors due to exploiting spatial locality in the innermost loop
Keywords :
data structures; distributed shared memory systems; performance evaluation; program compilers; SGI Origin 2000 distributed-shared-memory machine; cache performance; cache simulator; data layout optimizations; data structures; data transformations; integrated compiler framework; loop transformations; memory layouts; multiprocessors; spatial locality; temporal locality; Application software; Data structures; High performance computing; Law; Legal factors; Libraries; Optimization methods; Optimizing compilers; Random access memory; Registers;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on
Conference_Location :
Dallas, TX
ISSN :
1072-4451
Print_ISBN :
0-8186-8609-X
Type :
conf
DOI :
10.1109/MICRO.1998.742790
Filename :
742790
Link To Document :
بازگشت