Title :
A High Performance, Parallel Architecture For The Least Squares Method
Author :
Ko, Hak-Lim ; Alexander, Winser E.
Author_Institution :
Hoseo University, Chung Narn, Korea 336-795
Keywords :
Array signal processing; Computational modeling; Computer architecture; Digital signal processing chips; Least squares methods; Mathematics; Matrices; Navigation; Parallel architectures; Systolic arrays;
Conference_Titel :
Circuits and Systems, 1996. ISCAS '96., Connecting the World., 1996 IEEE International Symposium on
Conference_Location :
Atlanta, GA, USA
Print_ISBN :
0-7803-3073-0
DOI :
10.1109/ISCAS.1996.598476