Digital pulse compression

The authors consider three different hardware implementations for carrying out digital pulse compression. The first is by direct convolution using commercially available signal processing components. The second is by fast convolution using a chip set designed for the efficient implementation of the FFT butterfly, while the third also implements fast convolution but using multiple single chip digital signal processors