DocumentCode
2848624
Title
An integrated logic gate with subnanosecond propagation delay as a system element
Author
Gold, H. ; Pedersen, Rasmus
Author_Institution
Bell Telephone Labs., Inc., Holmdel, N.J., USA
Volume
XII
fYear
1969
fDate
19-21 Feb. 1969
Firstpage
70
Lastpage
71
Abstract
Subnanosecond propagation delays in a system environment have been achieved using beam-lead silicon integrated-circuit chips assembled on ceramic substrates. The basic gate design and performance of a multi-chip logic circuit will be discussed.
Keywords
Bonding; Ceramics; Integrated circuit interconnections; Laboratories; Logic circuits; Logic gates; Propagation delay; Semiconductor thin films; Silicon; Telephony;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1969 IEEE Internationa
Conference_Location
Philadelphia, PA, USA
Type
conf
DOI
10.1109/ISSCC.1969.1154766
Filename
1154766
Link To Document