Design methodology and modeling of low inductance planar bus structures

The minimization of undesirable parasitic inductance becomes vitally important given the dual constraints of higher frequency and higher power levels of modern power converters. This paper investigates the impedance of conventional conductor bus configurations and outlines a planar bus approach that results in extremely low inductance over a wide range of operating frequencies