DocumentCode
2884909
Title
Reliability study of parasitic source and drain resistances of InP-based HEMTs
Author
Suemitsu, T. ; Fukai, Y.K. ; Sugiyama, H. ; Watanabe, K. ; Yokoyama, H.
Author_Institution
NTT Photonics Labs., NTT Adv. Technol. Corp., Kanagawa, Japan
fYear
2000
fDate
10-13 Dec. 2000
Firstpage
190
Lastpage
193
Abstract
The reliability of InP-based HEMTs is studied, focusing on how it is affected by the doped layer material and gate recess structure. Bias and temperature (BT) stress tests reveal that fluorine-induced donor passivation in the recess region, formed adjacent to the gate electrode, causes the source resistance (R/sub s/) to increase at large drain bias voltages. The increase in R/sub s/ can be prevented by using InP or InAlP as the carrier supply layer material instead of InAlAs. On the other hand, drain resistance (R/sub d/) increased due to carrier depletion in the drain ohmic region, which occurs not only in the recess region but also in the n/sup +/-capped region between the gate recess and the drain electrode, which is also affected by hot-carrier-induced damage.
Keywords
III-V semiconductors; high electron mobility transistors; indium compounds; semiconductor device reliability; InP; InP HEMT; bias-temperature stress; carrier depletion; carrier supply layer; donor passivation; doped layer material; fluorine diffusion; gate recess structure; hot carrier induced damage; parasitic drain resistance; parasitic source resistance; reliability; Electrodes; HEMTs; Indium phosphide; MODFETs; Materials reliability; Passivation; Stress; Temperature; Testing; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 2000. IEDM '00. Technical Digest. International
Conference_Location
San Francisco, CA, USA
Print_ISBN
0-7803-6438-4
Type
conf
DOI
10.1109/IEDM.2000.904290
Filename
904290
Link To Document