Title :
Optimal Synthesis of MITE Translinear Loops
Author :
Subramanian, Shyam ; Anderson, David V. ; Hasler, Paul ; Minch, Bradley A.
Author_Institution :
Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA
Abstract :
A procedure for synthesizing multiple-input translinear element (MITE) networks that implement a given system of translinear-loop equations (STLE) is presented. The minimum number of MITEs required for implementing the STLE, which is equal to the number of current variables in the STLE, is attained. The number of input gates of the MITEs is minimal amongst those MITE networks that satisfy the STLE and have the minimum number of MITEs. The synthesized MITE networks have a unique operating point and, in many cases, the network is guaranteed to be stable in a particular sense. This synthesis procedure exploits the relationship between MITE product-of-power-law (POPL) networks and linear diophantine equations which is explored in detail here.
Keywords :
network synthesis; MITE translinear loops; linear diophantine equations; multiple-input translinear element networks; optimal synthesis; product-of-power-law networks; translinear-loop equations system; Adders; Capacitors; Circuits; Clocks; Computer networks; Differential equations; Educational institutions; Network synthesis; Nonlinear equations; Voltage;
Conference_Titel :
Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on
Conference_Location :
New Orleans, LA
Print_ISBN :
1-4244-0920-9
Electronic_ISBN :
1-4244-0921-7
DOI :
10.1109/ISCAS.2007.378759
