DocumentCode
2962280
Title
Charge scaling 10-bit successive approximation A/D converter with reduced input capacitance
Author
Kursu, Olli ; Rahkonen, Timo
Author_Institution
Dept. of Electr. Eng. & Infotech Oulu, Univ. of Oulu, Oulu, Finland
fYear
2011
fDate
14-15 Nov. 2011
Firstpage
1
Lastpage
4
Abstract
A low power 10-bit successive approximation A/D converter which is designed for implantable bioelectronics is presented. The converter has a charge scaling digital-to-analog converter which also samples the input signal. The charge scaling capacitance is in a split-capacitor configuration that has a total input capacitance which is 95.5 % smaller compared to a conventional design and 25%smaller compared to a conventional split-capacitor design. The converter operates at 308 kS/s and has a single-ended structure. The circuit is simulated with a 0.35 μm 4M2P CMOS process. Simulation results for the proposed A/D converter are presented.
Keywords
CMOS integrated circuits; analogue-digital conversion; prosthetics; 4M2P CMOS process; charge scaling successive approximation A/D converter; digital-to-analog converter; implantable bioelectronics; low power A/D converter; reduced input capacitance; single-ended structure; size 0.35 mum; split-capacitor design; word length 10 bit; CMOS integrated circuits; Capacitors; Clocks; Computer languages; Silicon; Switching circuits; analog-to-digital converter; charge scaling; input capacitance; successive approximation;
fLanguage
English
Publisher
ieee
Conference_Titel
NORCHIP, 2011
Conference_Location
Lund
Print_ISBN
978-1-4577-0514-4
Electronic_ISBN
978-1-4577-0515-1
Type
conf
DOI
10.1109/NORCHP.2011.6126700
Filename
6126700
Link To Document