DocumentCode :
3081199
Title :
Architectures and modeling of predictable memory controllers for improved system integration
Author :
Akesson, Benny ; Goossens, Kees
Author_Institution :
Eindhoven Univ. of Technol., Eindhoven, Netherlands
fYear :
2011
fDate :
14-18 March 2011
Firstpage :
1
Lastpage :
6
Abstract :
Designing multi-processor systems-on-chips becomes increasingly complex, as more applications with realtime requirements execute in parallel. System resources, such as memories, are shared between applications to reduce cost, causing their timing behavior to become inter-dependent. Using conventional simulation-based verification, this requires all concurrently executing applications to be verified together, resulting in a rapidly increasing verification complexity. Predictable and composable systems have been proposed to address this problem. Predictable systems provide bounds on performance, enabling formal analysis to be used as an alternative to simulation. Composable systems isolate applications, enabling them to be verified independently. Predictable and composable systems are built from predictable and composable resources. This paper presents three general techniques to implement and model predictable and composable resources, and demonstrates their applicability in the context of a memory controller. The architecture of the memory controller is general and supports both SRAM and DDR2/DDR3 SDRAM and a wide range of arbiters, making it suitable for many predictable and composable systems. The modeling approach is based on a shared-resource abstraction that covers any combination of supported memory and arbiter and enables system-level performance analysis with a variety of well-known frameworks, such as network calculus or data-flow analysis.
Keywords :
DRAM chips; SRAM chips; circuit complexity; memory architecture; multiprocessing systems; performance evaluation; shared memory systems; system-on-chip; DDR2-DDR3 SDRAM; SRAM; formal analysis; multiprocessor system-on-chip design; predictable memory controller architecture; shared resource abstraction; simulation-based verification; system integration; system-level performance analysis; verification complexity; Bandwidth; Delay; Interference; Memory management; Predictive models; SDRAM; SDRAM; arbitration; composability; latency-rate servers; memory controller; memory patterns; predictability; real-time;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011
Conference_Location :
Grenoble
ISSN :
1530-1591
Print_ISBN :
978-1-61284-208-0
Type :
conf
DOI :
10.1109/DATE.2011.5763145
Filename :
5763145
Link To Document :
بازگشت