Title :
A run-time reconfigurable array of multipliers architecture
Author_Institution :
SUNY
Keywords :
Central Processing Unit; Computer architecture; Computer science; Concurrent computing; Hardware; Matrix decomposition; Pipelines; Runtime; Switches; Very large scale integration;
Conference_Titel :
Parallel and Distributed Processing Symposium., Proceedings 15th International
Conference_Location :
San Francisco, CA, USA
Print_ISBN :
0-7695-0990-8
DOI :
10.1109/IPDPS.2001.925129