Statistical Techniques of Timing Verification

Timing verification of VLSI designs using statistical techniques such as those implemented in Hitchcock´s Timing Analysis [1] permit a far more precise assessment of machine performance than previous techniques. The accuracy of these results is affected by proper user specification of statistical techniques in order to insure a properly verified design. This paper both outlines the mathematical derivations and illustrates the magnitude of the improvements to be obtained.