DocumentCode :
3163414
Title :
Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation
fYear :
1995
fDate :
1995
Firstpage :
528
Lastpage :
533
Abstract :
This paper describes a functional hardware verification methodology for ASIC intensive products. It spans the ASIC, board, and system level, enabling simulation of the design concurrent with ASIC and board development. The simulation strategy relies on rapid development of behavioural models of ASICs to enable work to proceed in parallel and to achieve the necessary simulation efficiency. The results from a project on which the methodology was used are presented. The process provided early visibility of over 200 issues in the system of which 32 were critical to the successful conformance and timely completion of the project.
Keywords :
Acceleration; Application specific integrated circuits; Circuit simulation; Circuit testing; Clocks; Hardware; Permission; Samarium; System testing; Timing;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Design Automation, 1995. DAC '95. 32nd Conference on
Conference_Location :
San Francisco, CA
ISSN :
0738-100X
Print_ISBN :
0-89791-725-1
Type :
conf
DOI :
10.1109/DAC.1995.250003
Filename :
1586759
Link To Document :
بازگشت