Title :
Assertion-based power/performance analysis of network processor architectures
Author :
Yu, Jia ; Wu, Wei ; Chen, Xi ; Hsieh, Harry ; Yang, Jun ; Balarin, Felice
Author_Institution :
California Univ., Riverside, CA, USA
Abstract :
Network processors (NPUs) have emerged as successful platforms to provide both high performance and flexibility in building powerful routers. With the scaling of technology and higher requirements on performance and functionality, power dissipation is becoming one of the major design considerations in NPU development. In this paper, we present an assertion-based methodology for system-level power/performance analysis of network processor designs, which can help designers choose the right architecture features and low power techniques. We write power and performance assertions, based on logic of constraints. Trace checkers and simulation monitors are automatically generated to analyze the power and performance characteristics of the network processor model. Furthermore, we apply a low power technique, dynamic voltage scaling (DVS), to the network processor model, and explore their pros and cons with the assertion-based analysis technique. We demonstrate that the assertion-based methodology is useful and effective for system level power/performance analysis.
Keywords :
Internet; multiprocessing systems; performance evaluation; assertion-based power-performance analysis; dynamic voltage scaling; logic constraint; low power techniques; network processor architectures; trace checkers; Analytical models; Buildings; Character generation; Dynamic voltage scaling; Logic; Performance analysis; Power dissipation; Power generation; Power system modeling; Process design;
Conference_Titel :
High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International
Print_ISBN :
0-7803-8714-7
DOI :
10.1109/HLDVT.2004.1431261