VHDL implementations of fast IC testing tools

Switch-level faults, as opposed to traditional gate-level faults, can more accurately model physical failures found in an integrated circuit. However, one problem with switch-level fault simulation is that of long simulation times. This paper addresses this problem by performing fast approximate switch-level fault simulation. Results show one order of magnitude of complexity speed-up as compared to traditional fault simulation techniques, while maintaining good accuracy.