Title :
Abridged addressing: a low power memory addressing strategy
Author :
Panda, Preeti Ranjan
Author_Institution :
Dept. of Comput. Sci. & Eng., Indian Inst. of Technol. Delhi, New Delhi
Abstract :
The memory subsystem is known to comprise a significant fraction of the power dissipation in embedded systems. The memory addressing strategy, which determines the sequence of addresses appearing on the memory address bus as well as the switching activity in the addressing logic, has a major impact on the memory subsystem power dissipation. We present a novel addressing strategy, Abridged Addressing, that helps reduce system power dissipation by substantially reducing both the address bus switching as well the addressing logic power. The strategy, which relies on minimizing register accesses in the addressing logic, helps overcome some of the limitations of existing approaches: the address bus switching is low; there is very little area, performance, and power overhead; and the addressing hardware is simpler, making the technique suitable for both on-chip and off-chip memory, as well as single-port and multi-port memories
Keywords :
digital storage; low-power electronics; storage allocation; abridged addressing; address bus switching; addressing hardware; addressing logic power; low power memory addressing strategy; multi-port memory; off-chip memory; on-chip memory; power overhead; single-port memory; system power dissipation; Capacitance; Circuits; Computer science; Data buses; Decoding; Embedded system; Encoding; Interleaved codes; Logic; Power dissipation;
Conference_Titel :
Design Automation, 2006. Asia and South Pacific Conference on
Conference_Location :
Yokohama
Print_ISBN :
0-7803-9451-8
DOI :
10.1109/ASPDAC.2006.1594799