Abstract :
A method of synthesizing networks of threshold gates is described. The method makes use of the solutions to the dual of a set of inequalities to guide the design. The procedure is suitable for a variety of network topologies, for multiple output networks, and for partially specified functions. The procedures described are suited to automatic computation. A program for performing logic design using these procedures has been written and tested.
