Novel flexible folded systolic architecture for symmetric FIR digital filters

Circuit area and processing speed have been an important issue in digital logic design. This paper proposed a novel folded systolic architecture for symmetric FIR digital filter. With the symmetry properties of coefficients the proposed architecture and design method have flexibility which can balance filter circuit area against processing speed and only a single type of systolic cell is required.