DocumentCode
3380673
Title
Differential ECL/CML Synthesis for SiGe BiCMOS
Author
Gustat, Hans ; Jagdhold, Ulrich ; Winkler, Frank ; Appel, Markus ; Kell, Gerald
Author_Institution
Dept of Circuit Design, IHP Microelectron. Frankfurt (Oder), Frankfurt (Oder)
fYear
2008
fDate
12-15 Oct. 2008
Firstpage
1
Lastpage
4
Abstract
A novel SiGe ECL/CML design flow is presented for the first time. It provides CMOS-style synthesis with differential SiGe BiCMOS ECL standard cells. A first version works in a 95 GHz one-mask HBT technology up to about 10 GHz clock rate. A synthesized CML/ECL FIFO buffer example with 497 ECL gates works up to 3 GHz data rate.
Keywords
BiCMOS logic circuits; Ge-Si alloys; current-mode logic; emitter-coupled logic; heterojunction bipolar transistors; BiCMOS; FIFO buffer; SiGe; differential ECL/CML synthesis; one mask HBT technology; BiCMOS integrated circuits; CMOS logic circuits; CMOS technology; Circuit synthesis; Clocks; Germanium silicon alloys; Heterojunction bipolar transistors; Libraries; Logic design; Silicon germanium;
fLanguage
English
Publisher
ieee
Conference_Titel
Compound Semiconductor Integrated Circuits Symposium, 2008. CSIC '08. IEEE
Conference_Location
Monterey, CA
ISSN
1550-8781
Print_ISBN
978-1-4244-1939-5
Electronic_ISBN
1550-8781
Type
conf
DOI
10.1109/CSICS.2008.55
Filename
4674510
Link To Document