DocumentCode :
3381648
Title :
CMOS compatible MEMs process for post interconnect single chip integration application
Author :
Kang, Xiaoxu ; Zuo, Qingyun ; Li, Jiaqing ; Yuan, Chao ; Zhao, Yuhang
Author_Institution :
Process Technol. Dept., Shanghai IC R&D Center, Shanghai, China
fYear :
2011
fDate :
25-28 Oct. 2011
Firstpage :
437
Lastpage :
440
Abstract :
In this work, CMOS compatible MEMs platform process was developed on 200mm Cu BEOL Line. The fabrication technology was dedicated to micro-bridge structure based MEMs application. The integration scheme was post interconnect single chip integration, in which MEMs was built directly on standard CMOS interconnect structure and can share Si area with standard CMOS circuit. Because of the shared Si area and single chip integration scheme, the application cost can be greatly reduced with increasing performance. Modified CMOS-BEOL process was used to develop the CMOS-MEMs interface structure, and top metal was used both as the functional layer and PAD layer with lower step height by optimized planarization process. As to the bridge structure, TaN was used as electrode material, and alpha-Si film was used as the sacrificial material fabricated by low Temperature PECVD technology. No metal or dielectric material plug was used for the anchor supporting structure, which make the process much more controllable and flexible. For one of the Sensor product application, the sensing material was using B-doped alpha-Si film fabricated by PECVD and in situ doping process. To obtain good contact between TaN electrode and sensing material, reactive preclean was chosen instead of low-power Ar-preclean in order to control the sensing material loss. TaN was etched by standard Cu BEOL tool using CF4/CHF3 gas. The sensing material loss can be well controlled to less than 30nm, and the uniformity of sensing resistor was about 2sigma/mean >; 3% for 200A TaN. The TCR of the sensing resistor was about -1.5% ~ -2% which is compatible to the as-deposited sensing material film, and can well match this sensor application.
Keywords :
CMOS integrated circuits; boron; copper; detector circuits; elemental semiconductors; integrated circuit interconnections; microsensors; plasma CVD coatings; semiconductor doping; silicon; tantalum compounds; CMOS circuit; CMOS compatible MEMS process; CMOS interconnect structure; CMOS-MEMS interface structure; Cu; PAD layer; PECVD technology; Si:B; TaN; alpha-silicon film; copper BEOL line; electrode material; functional layer; in situ doping process; microbridge structure; modified CMOS-BEOL process; optimized planarization process; post interconnect single chip integration application; sacrificial material; sensor product application; CMOS integrated circuits; Process control; Sensors; CMOS compatible MEMs process; TaN;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
ASIC (ASICON), 2011 IEEE 9th International Conference on
Conference_Location :
Xiamen
ISSN :
2162-7541
Print_ISBN :
978-1-61284-192-2
Electronic_ISBN :
2162-7541
Type :
conf
DOI :
10.1109/ASICON.2011.6157215
Filename :
6157215
Link To Document :
بازگشت