• DocumentCode
    3389877
  • Title

    Construction of a “Grand Pareto” for line yield loss, by process loop using limited data sets

  • Author

    Li, Jeff ; McIntyre, Mike

  • Author_Institution
    AMD, Austin, TX, USA
  • fYear
    1997
  • fDate
    10-12 Sep 1997
  • Firstpage
    136
  • Lastpage
    140
  • Abstract
    Identifying defect yield loss down to a single operation would provide the ultimate understanding of that operation´s contribution to yield. Unfortunately, defect detection resources are seldom available in sufficient quantity to allow a yield enhancement engineer to pinpoint yield loss contributions down to a single operation. This paper will explain a methodology to build a by-operational loop defect pareto for an entire manufacturing process, which normally has only limited inspection points in-line due to scan capacity constraints. Establishing a total line pareto is essential in effectively distributing limited engineering resources to improve yields on defect limited devices. Key enables for checking and cross referencing the validity of short loop experiments will be outlined in detail throughout the paper. This paper will illustrate how, with confidence, a “Grand Pareto” for processing can be supported by the available data. In addition, a demonstration on how loss rates partitioned between “fixed” inspection points are then allocated to the intermediate operation will be shown. This methodology is required to get a total understanding of die loss contribution. Finally we will identify follow up activities that had occurred as a result of the initial “Grand Pareto”
  • Keywords
    circuit optimisation; inspection; integrated circuit yield; probability; Grand Pareto; by-operational loop defect pareto; die loss contribution; inspection; limited data sets; line yield loss; loss rates; process loop; Capacity planning; Contamination; Inspection; Manufacturing processes; Production facilities; Radio access networks; Semiconductor device manufacture; Signal sampling; Silicon; Target tracking;
  • fLanguage
    English
  • Publisher
    ieee
  • Conference_Titel
    Advanced Semiconductor Manufacturing Conference and Workshop, 1997. IEEE/SEMI
  • Conference_Location
    Cambridge, MA
  • ISSN
    1078-8743
  • Print_ISBN
    0-7803-4050-7
  • Type

    conf

  • DOI
    10.1109/ASMC.1997.630720
  • Filename
    630720