DocumentCode
3489883
Title
Dual metal gate FinFET integration by Ta/Mo diffusion technology for Vt reduction and multi-Vt CMOS application
Author
Matsukawa, Takashi ; Endo, Kazuhiko ; Liu, Yongxun ; O´uchi, S. ; Masahara, Meishoku ; Ishikawa, Yuki ; Yamauchi, Hiromi ; Tsukada, Junichi ; Ishii, Ken-ichi ; Sakamoto, Kunihiro ; Suzuki, Eiichi
Author_Institution
Nanoelectron. Res. Inst., Tsukuba
fYear
2008
fDate
15-19 Sept. 2008
Firstpage
282
Lastpage
285
Abstract
Dual metal gate CMOS FinFETs have been integrated successfully by the Ta/Mo interdiffusion technology. For the first time, low-Vt CMOS FinFETs representing on-current enhancement and high-Vt CMOS FinFETs reducing stand-by power dramatically, namely multi-Vt CMOS FinFETs, are demonstrated by selecting Ta/Mo gates for n or pMOS FinFETs with non-doped fin channels. The dual metal gate FinFET SRAM with a low-Vt configuration is demonstrated with excellent noise margins at a reduced supply voltage.
Keywords
CMOS integrated circuits; MOSFET; SRAM chips; chemical interdiffusion; molybdenum; tantalum; SRAM; Ta-Mo; dual metal gate FinFET integration; interdiffusion technology; multiVt CMOS application; nMOS FinFET; on-current enhancement; pMOS FinFET; stand-by power; CMOS process; CMOS technology; Dielectrics; Etching; FinFETs; Inverters; MOS devices; Nanoelectronics; Random access memory; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Device Research Conference, 2008. ESSDERC 2008. 38th European
Conference_Location
Edinburgh
ISSN
1930-8876
Print_ISBN
978-1-4244-2363-7
Electronic_ISBN
1930-8876
Type
conf
DOI
10.1109/ESSDERC.2008.4681753
Filename
4681753
Link To Document