DocumentCode
3554852
Title
Design construction, and performance of high power RF VMOS devices
Author
Johnsen, Robert J. ; Granberg, Helge
Author_Institution
Motorola Semiconductor Products, Inc., Phoenix, Arizona
Volume
25
fYear
1979
fDate
1979
Firstpage
93
Lastpage
96
Abstract
Silicon RF Power VMOS devices with gate widths of 65.3 cm and drain area of 8.51mm2have been designed and constructed. Gm to 6 mhos, Vdss of 150 volts, and Rdsat of .16 have been observed. Single-ended power output over 150 watts cw with 10db gain at 150 MHz from 50 volt supply, and push-pull broadband (2-45 MHz) linear power output above 300 watts PEP have been measured. Direct comparison to geometrically identically identical bipolar devices will be discussed, with regard to gain, current handling capability, power output, linearity, ruggedness against load mismatch, and thermal profile under high VSWR conditions.
Keywords
Capacitance; Geometry; Linearity; MOS devices; MOSFET circuits; Power generation; Radio frequency; Resistors; Stacking; Thermal loading;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 1979 Internationa
Type
conf
DOI
10.1109/IEDM.1979.189548
Filename
1480413
Link To Document