DocumentCode
3556784
Title
Fabrication technologies for dual 4-kbit stacked SRAM
Author
Yamazaki, K. ; Yoneda, M. ; Ogawa, S. ; Ueda, Makoto ; Akiyama, S. ; Terui, Y.
Author_Institution
Matsushita Electric Industrial Co., Ltd., Osaka, Japan
Volume
32
fYear
1986
fDate
1986
Firstpage
435
Lastpage
438
Abstract
The process technologies for realizing a 3-D LSI are reported with emphasizing the high quality laser recrystallization and the thermally stable interconnects. A homogeneous recrystallization of the silicon island array was achieved all over a wafer by the dual laser beam recrystallization method (DLB), in which the 2-dimensional energy distribution of the laser beam was precisely controlled. Thermally stable interconnects in the 1st layer were realized by W wiring and stoichiometry controlled W/WSi/Si contact structure. By these key technologies, the 8-kbit CMOS SRAM with two-active layers has been fabricated. It was confirmed that these technologies were available to fabricate the 3-D LSI.
Keywords
CMOS technology; Large scale integration; Laser beams; Laser stability; Optical arrays; Optical control; Optical device fabrication; Random access memory; Silicon; Wiring;
fLanguage
English
Publisher
ieee
Conference_Titel
Electron Devices Meeting, 1986 International
Type
conf
DOI
10.1109/IEDM.1986.191212
Filename
1486470
Link To Document