Design of a globally asynchronous locally synchronous digital system

The article addresses a design methodology of globally asynchronous locally synchronous (GALS) digital systems from the designer´s point of view. It discusses the nature of this special type of electronic circuits, its advantages as well as drawbacks as comparison to standard synchronous and asynchronous systems. Furthermore, it describes the top-down design flow for various implementation approaches. The first one is the implementation onto silicon chip as ASIC, the second one is the implementation into the FPGA. The paper also discusses the comparison of three different implementations of the same circuitry.