Author_Institution :
Valid Logic Systems, Inc., San Jose, CA
Keywords :
"Workstations","Very large scale integration","Circuit simulation","Chip scale packaging","Process design","Design engineering","Discrete event simulation","Circuit testing","System testing","Logic design"