Author_Institution :
Musashino Electrical Communication Laboratory, N.T.T. Musashino-shi, Tokyo 180, Japan
Keywords :
"CMOS technology","FETs","CMOS process","Delay","Silicon","Read-write memory","Phase locked loops","Fabrication","Circuits","Dry etching"