New architecture for SVM classifier and its application to telecommunication problems

We propose a new digital architecture for a SVM classification. The architecture uses a kernel which is suited for an implementation as a digital architecture in embedded systems. It is then tested on a channel equalization problem where real-time performances are important and hardware implementation of the classification is needed.