Minimizing area/energy for low power memory design using integer linear programming

In this paper we describe a multi-module, multiport memory design procedure that satisfies area and/or energy constraints, in addition to the cycle budget. We show how loop transformations can be used to derive architectures with fewer memory modules and fewer memory ports. We develop ILP-based models (to obtain optimal solutions) to determine the memory configuration for the case when (i) area has to be minimized, given the energy bound, (ii) energy has to be minimized, given the area bound