Title :
A high-density and low-power charge-based Hamming network
Author :
Y. He;U. Cilingiroglu;E. Sanchez-Sinencio
Author_Institution :
Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA
Abstract :
A charge-based programmable Hamming neural network circuit is proposed. It utilizes capacitive comparators as processing elements in the feedforward layer, and a multiport charge-sensing amplifier as the MAXNET (or winner-take-all (WTA)) circuit. The CMOS prototype chip contains 10*10 fully interconnected processing elements with the capability of encoding 10 exemplar patterns. The whole circuit occupies a silicon area of 0.414 mm/sup 2/ fabricated in a 2- mu m CMOS technology. The low-silicon area and low-power dissipation are the fundamental properties of the proposed implementation. The experimental results from a prototype chip show robust retrieval and excellent classification properties as theoretically predicted. A modularity methodology and how to extend the prototype chip to VLSI system level integration are examined.
Keywords :
"Prototypes","Neural networks","Integrated circuit interconnections","Artificial neural networks","Silicon","Neural network hardware","Pattern matching","CMOS process","Robustness"
Journal_Title :
IEEE Transactions on Very Large Scale Integration (VLSI) Systems