Abstract :
This article advocates a systematic approach to improve NoC design quality by guiding architectural choices according to the difficulty of verification and test. The authors propose early quality metrics for added test, monitoring, and debug hardware.
Keywords :
"Network-on-a-chip","System testing","Emulation","Field programmable gate arrays","Software testing","Costs","Hardware","Energy consumption","Central Processing Unit","Monitoring"
