Improving Tolerance to Variations in Memristor-Based Applications Using Parallel Memristors

Memristors are being explored for a wide variety of applications such as neuromorphic computing, memory and digital logic. However, they suffer from process variations like any other nanodevice, which in turn impacts their applicability. The effect of process variations, specifically variation in thickness, is highly non-linear on memristors; the effect is greater near the lower memristance region (near Mon) than in the higher memristance region (near Moff). Due to this non-linear effect, many applications do not use the lower memristance values. Consequently, the application´s functionality and performance is affected. In this work, we propose a technique called parallel memristors. In this technique, instead of using a single memristor, the application uses several memristors connected in parallel. Each memristor in this parallel structure is programmed to a higher memristance value to tolerate variations. Since many memristors are connected in parallel, the effective memristance value can be near the Mon value, thereby achieving high-speed operation. We evaluate the parallel memristor technique in two different applications-memristor-based threshold logic and memristor-based memory. We also perform various optimizations to tradeoff between variation tolerance, power, delay, and area.