Interface generation for concurrent processes during hardware/software co-synthesis

This paper describes an interface model, which is being used in the PISH co-design system. This model is based on layers, and tries to keep the interface generation as independent as possible of the underlying target architecture. The proposed interface structuring, in three layers, provides abstraction of the communication implementation at process level and makes the interface generation process easier.