Timing closure through a globally synchronous, timing partitioned design methodology

A method to mitigate timing problems due to global wire delays is proposed. The method follows closely a fully synchronous design flow and utilizes only hue digital lihraly elements. The design is partitioned into isochronous blocks at system level, where a few clockicycles latency is inserted between the isochronous blocks. This latency is then utilized to automatically mitigate unknown global wire delays, unknown global clock skews and other timing uncertainties occurring in hackend design. The new method is expected to considerably reduce the timing closure effort in large high frequency digital designs in deep submicron technologies.