ASIP architecture implementation of channel equalization algorithms for MIMO systems in WCDMA downlink

The paper presents a customized and flexible hardware implementation of linear iterative channel equalization algorithms for WCDMA downlink transmission in the 3G wireless system with multiple transmit and receive antennas (MIMO system). Optimized (in terms of area and execution time) and power efficient application specific instruction set processors (ASIPs) based on a transport triggered architecture (TTA) are designed that can operate efficiently in slow and fast fading, high scattering environments. The instruction set of TTA processors is extended with several user-defined operations specific for channel equalization algorithms that dramatically optimize the architecture solution for the physical layer of the mobile handset. The final results of the presented design-space exploration method are ASIPs with low cost/performance ratios. Automatic software-hardware codesign flow for conversion of C application code into gate-level hardware design of ASIP architectures is also described. Implemented ASIP solutions achieve real time requirements for the 3GPP wireless standard (1xEV-DV standard, in particular) with reasonable clock speed and power dissipation.