An evolutionary approach for symmetrical field programmable gate array placement

An evolutionary computation method is used to place a set of different Microelectronics Center of North Carolina (MCNC) benchmark circuits on traditional symmetrical field programmable gate array (FPGA). The experimental results are compared to the state-of-the-art results from versatile placement and routing (VPR). The proposed algorithm achieves promising performance, in terms of routing channel density.