DocumentCode
451893
Title
An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing
Author
Srinivasan, Rajagopalan ; Gupta, Sandeep K. ; Breuer, Melvin A.
Author_Institution
Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA
fYear
1993
fDate
14-18 June 1993
Firstpage
242
Lastpage
248
Abstract
Pseudo-exhaustive testing involves applying all possible input patterns to individual output cones of a circuit. Circuits with output cones driven by a large number of inputs often need to be partitioned to reduce the test application time. In this paper, we present an efficient heuristic partitioning procedure of polynomial complexity. Experiments on combinational benchmark circuits validate the efficiency and quality of our approach.
Keywords
Pseudo-exhaustive testing; partitioning and test application time; Benchmark testing; Circuit faults; Circuit testing; Combinational circuits; Electrical fault detection; Fault detection; Hardware; Polynomials; Sequential analysis; Test pattern generators; Pseudo-exhaustive testing; partitioning and test application time;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation, 1993. 30th Conference on
ISSN
0738-100X
Print_ISBN
0-89791-577-1
Type
conf
DOI
10.1109/DAC.1993.203953
Filename
1600226
Link To Document