DocumentCode
452071
Title
Global Scheduling for High-Level Synthesis Applications
Author
Fann, Yaw ; Rim, Minjoong ; Jain, Rajiv
Author_Institution
Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI
fYear
1994
fDate
6-10 June 1994
Firstpage
542
Lastpage
546
Abstract
In this paper, we present a resource-constrained global scheduling technique for synthesis applications. The algorithm accepts specifications containing conditional branches and while loops and schedules them for a given set of resources. The algorithm performs several types of code motions across different basic blocks and trades off cost with performance. Several real-life examples are used to demonstrate the efficacy of the approach.
Keywords
Application software; Boosting; Costs; Digital systems; High level synthesis; Motion measurement; Processor scheduling; Reduced instruction set computing; Resource management; VLIW;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation, 1994. 31st Conference on
ISSN
0738-100X
Print_ISBN
0-89791-653-0
Type
conf
DOI
10.1109/DAC.1994.204162
Filename
1600435
Link To Document