Modeling of flip chip bump patterns to minimize crosstalk on a BU-BGA package design.

We provide a practical example of concurrent design practice employed to optimize system level design specifications. Through package level modeling it was possible to improve the performance of a die I/O assignment. 3D EM modeling of the package flip-chip interconnect revealed that a significant improvement in the differential cross talk levels could be achieved by simple re-ordering of the die pad assignments.