DocumentCode
515793
Title
Demonstration of end-to-end bit-parallel memory transactions across the ultra-low latency data vortex optical packet switch
Author
Wang, Howard ; Bergman, Keren ; Gray, Carl ; Keezer, David C.
Author_Institution
Dept. of Electr. Eng., Columbia Univ., New York, NY, USA
fYear
2010
fDate
21-25 March 2010
Firstpage
1
Lastpage
3
Abstract
We experimentally demonstrate end-to-end memory transactions between a processor and memory node across the data vortex optical packet switch. Successful read and write transactions via the network at 4 Ã 2.5 Gb/s are verified.
Keywords
optical switches; packet switching; end-to-end bit-parallel memory transactions; memory node; processor; ultralow latency data vortex optical packet switch; Computer architecture; Delay; Field programmable gate arrays; High speed optical techniques; Network topology; Optical fiber networks; Optical interconnections; Optical packet switching; Optical vortices; Wavelength division multiplexing;
fLanguage
English
Publisher
ieee
Conference_Titel
Optical Fiber Communication (OFC), collocated National Fiber Optic Engineers Conference, 2010 Conference on (OFC/NFOEC)
Conference_Location
San Diego, CA
Electronic_ISBN
978-1-55752-884-1
Type
conf
Filename
5465503
Link To Document