DocumentCode
701118
Title
Realization of an acoustic echo canceller on a single DSP
Author
Egelmeers, Gerard ; Sommen, Piet ; de Boer, Jacob
Author_Institution
Eindhoven University of Technology (TUE) P.O. Box 513, 5600 MB Eindhoven, The Netherlands
fYear
1996
fDate
10-13 Sept. 1996
Firstpage
1
Lastpage
4
Abstract
An Acoustic Echo Canceller (AEC) based on the Decoupled Partitioned Block Frequency Domain Adaptive Filter (DPBFDAF) [3, 4] is implemented on a single Digital Signal Processor (DSP), the TMS320C30. This flexible setup makes it possible to choose the sample frequency (fs ), the number of coefficients (N) of the adaptive filter and the processing delay independent of one another (only limited by the total complexity). Two implementation examples are given: one with N = 2016 and fs =7 kHz with a processing delay of 1.6 msec, the other one with N = 2560 and fs = 13kHz with a processing delay of 6.5 msec. It is shown that the setup works both for a white noise input signal and a real speech signal.
Keywords
Acoustics; Complexity theory; Convergence; Delays; Digital signal processing; Speech; White noise;
fLanguage
English
Publisher
ieee
Conference_Titel
European Signal Processing Conference, 1996. EUSIPCO 1996. 8th
Conference_Location
Trieste, Italy
Print_ISBN
978-888-6179-83-6
Type
conf
Filename
7082843
Link To Document