DocumentCode
720604
Title
Deadlock Recovery in Asynchronous Networks on Chip in the Presence of Transient Faults
Author
Guangda Zhang ; Garside, Jim ; Wei Song ; Navaridas, Javier ; Zhiying Wang
Author_Institution
Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
fYear
2015
fDate
4-6 May 2015
Firstpage
100
Lastpage
107
Abstract
Asynchronous Networks-on-Chip (NoCs) have been proposed as a promising infrastructure to provide scalable and efficient on-chip communication for many-core systems. Using the Quasi-delay-insensitive (QDI) implementation, asynchronous NoCs could achieve timing-robustness. However, the advancing semiconductor technology leads to shrinking transistor dimensions and increasing chip density, accelerating the occurrence of faults, especially transient faults. Transient faults emerging on QDI circuits could cause not only data errors (symbol corruption and insertion), but also deadlock. When the deadlock happens on asynchronous NoCs, it can spread over the whole network and paralyse its function. This deadlock has not been fully studied while most traditional fault-tolerant techniques cannot deal with it. Using a new model built for QDI pipelines, the formation and behaviour of the deadlock caused by transient faults are systematically studied. Using the summarized deadlock patterns, the fault position can be precisely located and the fault type can be diagnosed. A fine-grained recovery mechanism is proposed to recover the network from different deadlocks. As a design case, an asynchronous NoC is designed which can recover from the deadlock caused by both transient and permanent faults on links. Detailed experimental results are given.
Keywords
asynchronous circuits; fault diagnosis; network-on-chip; system recovery; QDI implementation; QDI pipelines; asynchronous NoC; asynchronous networks-on-chip; chip density; data errors; deadlock patterns; fault position; fine-grained recovery mechanism; many-core systems; on-chip communication; quasi-delay-insensitive implementation; semiconductor technology; shrinking transistor dimensions; timing-robustness; transient faults; Circuit faults; Latches; Pipelines; Silicon; System recovery; Transient analysis; Wires; asynchronous; deadlock; fault tolerance; network-on-chip; quasi-delay-insensitive; transient;
fLanguage
English
Publisher
ieee
Conference_Titel
Asynchronous Circuits and Systems (ASYNC), 2015 21st IEEE International Symposium on
Conference_Location
Mountain View, CA
ISSN
1522-8681
Type
conf
DOI
10.1109/ASYNC.2015.23
Filename
7152697
Link To Document