DocumentCode :
738055
Title :
Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers
Author :
Hsiu-Ming Chang Chang ; Jiun-Lang Huang ; Ding-Ming Kwai ; Kwang-Ting Cheng ; Cheng-Wen Wu
Author_Institution :
Univ. of California, Santa Barbara, Santa Barbara, CA, USA
Volume :
21
Issue :
3
fYear :
2013
fDate :
3/1/2013 12:00:00 AM
Firstpage :
465
Lastpage :
474
Abstract :
This paper presents an error tolerance scheme for 3-D CMOS imagers that are constructed by stacking a pixel array of imager sensors, an analog-to-digital converter (ADC) array, and an image signal processor (ISP) array using microbumps (μbumps) and through silicon vias (TSVs). To deliver high-quality images in the presence of single or multiple μbump, ADC, or TSV failures, we propose to interleave the connections from pixels to ADCs and recover the corrupted data in the ISPs. Key design parameters, such as the interleaving stride and the grouping ratio are determined by analyzing the employed error correction algorithm. Architectural simulation results demonstrate that the error tolerance scheme enhances the effective yield of an exemplar 3-D imager from 44% to 97%.
Keywords :
CMOS image sensors; analogue-digital conversion; failure analysis; signal processing; μbumps; 3-D CMOS imagers; ADC failure; ISP; TSV failure; analog-to-digital converter array; image signal processor; imager sensors; low-cost error tolerance scheme; microbumps; pixel array; Arrays; Decoding; Image color analysis; PSNR; Signal processing algorithms; Through-silicon vias; Wires; 3-D IC; design-for-reliability; design-for-yield;
fLanguage :
English
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
1063-8210
Type :
jour
DOI :
10.1109/TVLSI.2012.2190148
Filename :
6186837
Link To Document :
بازگشت