A new realization for multiprocessor implementation of 2-D denominator-separable digital filters for real-time processing

An efficient multiprocessor implementation of 2D denominator-separable digital filters for real-time processing is presented. The realization is derived by minimizing the throughput delay and maximizing the parallelism using the basic primitive structure of M.Y. Dabbagh and W.E. Alexander (see ibid. vol.37, no.6, p.872-81, 1989). The proposed realization is as good and efficient as their realizations for the implementation of symmetric fan filters. It is shown that in special cases the proposed realization may be more efficient