Title :
A 3.125 Gb/s limit amplifier in CMOS with 42 dB gain and 1 μs offset compensation
Author :
Crain, Ethan A. ; Perrott, Michael H.
Author_Institution :
MTL High Speed Circuits & Syst. Group, Massachusetts Inst. of Technol., Cambridge, MA, USA
Abstract :
A fast offset compensation method for high-gain amplifiers is presented that leverages a novel peak detector design and a dynamic, multi-tap feedback system to achieve roughly three orders of magnitude improvement in settling time over traditional compensation methods. Design tradeoffs between gain, bandwidth, power dissipation, and noise performance of the limit amplifier are discussed. Measured results of a custom 3.125 Gb/s limit amplifier in 0.18 μm CMOS employing the proposed compensation technique demonstrate a sub-1-ms settling time while still achieving less than 4 ps rms output jitter with a 2.5 mV peak-to-peak input at 2.5 Gb/s.
Keywords :
CMOS integrated circuits; compensation; differential amplifiers; feedback amplifiers; jitter; peak detectors; 0.18 micron; 1 mus; 2.5 Gbit/s; 2.5 mV; 3.125 Gbit/s; 42 dB; CMOS process; high-gain amplifiers; limit amplifier; multitap feedback system; noise performance; offset compensation method; output jitter; peak detector design; power dissipation; Bandwidth; Circuits and systems; Detectors; Gain; Jitter; Low pass filters; Optical signal processing; SONET; Switches; Voltage; Compensation; high speed; offset; peak detector;
Journal_Title :
Solid-State Circuits, IEEE Journal of
DOI :
10.1109/JSSC.2005.862352
