• DocumentCode
    83267
  • Title

    Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips

  • Author

    DiTomaso, Dominic ; Morris, Randy ; Kodi, Avinash Karanth ; Sarathy, Ashwini ; Louri, Ahmed

  • Author_Institution
    Sch. of Electr. Eng. & Comput. Sci., Ohio Univ., Athens, OH, USA
  • Volume
    21
  • Issue
    11
  • fYear
    2013
  • fDate
    Nov. 2013
  • Firstpage
    2141
  • Lastpage
    2154
  • Abstract
    Network-on-chips (NoCs) have emerged as a scalable solution to the wire delay constraints, thereby providing a high-performance communication fabric for future multicores. Research has shown that power, area, and performance of the NoC architecture are tightly integrated with the design and optimization of the link, router (buffer and crossbar), and topology. Recent work has shown that adaptive channel buffers (on-link storage) can considerably reduce power consumption and area overhead by reducing or replacing the power-hungry router buffers. However, channel buffer design can lead to head-of-line (HoL) blocking, which eventually reduces the throughput of the network. In this paper, we design channel buffers and router crossbars to improve the performance (latency, throughput) while reducing the power consumption. In addition, we implement the proposed channel buffers and crossbar organizations in a concentrated torus (CTorus) topology which is a dual network without the additional area overhead. We compare other dual networks with leading topologies such as mesh2X, concentrated mesh2X (CMesh2X), and flattened butterfly2X (FBfly2X), each implemented with channel buffers. Our proposed designs analyze the power-performance-area tradeoff in designing channel buffers for NoC architectures while alleviating HoL blocking through buffer organizations and crossbar optimizations. Results using Synopsys design compiler showed that the buffer and crossbar organizations for an 8 × 8 mesh architecture can reduce power consumption by 25%-40%, improve throughput and reduce latency by 525%, while occupying 4%-13% more area when compared to the baseline architecture for both synthetic as well as real benchmark traces such as Princeton Application Repository for Shared-Memory Computers (PARSEC) and Standard Performance Evaluation Corporation (SPEC). CPU2006. When the energy-efficient buffer and crossbar organization was inserted into our CTorus topology, we further reduced - nergy dissipation by 32% and area by 53%, on average, over mesh2X, CMesh2X, and FBfly2X.
  • Keywords
    buffer circuits; network-on-chip; CPU2006; NoC; PARSEC; Princeton Application Repository for Shared-Memory Computers; SPEC; Standard Performance Evaluation Corporation; Synopsys design compiler; adaptive channel buffers; concentrated mesh2X; concentrated torus topology; crossbars; flattened butterfly2X; head-of-line blocking; high-performance communication fabric; network-on-chips; on-link storage; power consumption; power-hungry router buffers; topology analysis; Buffer storage; Logic gates; Network topology; Organizations; Repeaters; Topology; Channel buffers; concentrated torus; crossbars; network-on-chip;
  • fLanguage
    English
  • Journal_Title
    Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    1063-8210
  • Type

    jour

  • DOI
    10.1109/TVLSI.2012.2227283
  • Filename
    6373745